(12) INTERNATIONAL LICATION PUBLISHED UNDER THE PATENT COOPERATION TREATY (PCT)

(19) World Intellectual Property Organization International Bureau

Organization
International Bureau
OMP



10/53821**7**

(43) International Publication Date 1 July 2004 (01.07.2004)

PCT

(10) International Publication Number WO 2004/055883 A1

(51) International Patent Classification⁷: H01L 21/336, 29/78, 29/423

(21) International Application Number:

PCT/IB2003/006025

- (22) International Filing Date: 8 December 2003 (08.12.2003)
- (25) Filing Language:

English

(26) Publication Language:

English

(30) Priority Data:

0229212.6

14 December 2002 (14.12.2002) GB

(71) Applicant (for all designated States except US): KONIN-KLIJKE PHILIPS ELECTRONICS N.V. [NL/NL]; Groenewoudseweg 1, NL-5621 BA Eindhoven (NL).

(72) Inventor; and

- (75) Inventor/Applicant (for US only): HIJZEN, Erwin, A. [NL/BE]; c/o Philips Intellectual Property & Standards, Cross Oak Lane, Redhill, Surrey RH1 5HA (GB).
- (74) Agent: SHARROCK, Daniel, J.; Philips Intellectual Property & Standards, Cross Oak Lane, Redhill, Surrey RH1 5HA (GB).
- (81) Designated States (national): AE, AG, AL, AM, AT, AU, AZ, BA, BB, BG, BR, BW, BY, BZ, CA, CH, CN, CO, CR,

CU, CZ, DE, DK, DM, DZ, EC, EE, EG, ES, FI, GB, GD, GE, GH, GM, HR, HU, ID, IL, IN, IS, JP, KE, KG, KP, KR, KZ, LC, LK, LR, LS, LT, LU, LV, MA, MD, MG, MK, MN, MW, MX, MZ, NI, NO, NZ, OM, PG, PH, PL, PT, RO, RU, SC, SD, SE, SG, SK, SL, SY, TJ, TM, TN, TR, TT, TZ, UA, UG, US, UZ, VC, VN, YU, ZA, ZM, ZW.


(84) Designated States (regional): ARIPO patent (BW, GH, GM, KE, LS, MW, MZ, SD, SL, SZ, TZ, UG, ZM, ZW), Eurasian patent (AM, AZ, BY, KG, KZ, MD, RU, TJ, TM), European patent (AT, BE, BG, CH, CY, CZ, DE, DK, EE, ES, FI, FR, GB, GR, HU, IE, IT, LU, MC, NL, PT, RO, SE, SI, SK, TR), OAPI patent (BF, BJ, CF, CG, CI, CM, GA, GN, GQ, GW, ML, MR, NE, SN, TD, TG).

Declaration under Rule 4.17:

as to applicant's entitlement to apply for and be granted a patent (Rule 4.17(ii)) for the following designations AE, AG, AL, AM, AT, AU, AZ, BA, BB, BG, BR, BW, BY, BZ, CA, CH, CN, CO, CR, CU, CZ, DE, DK, DM, DZ, EC, EE, EG, ES, FI, GB, GD, GE, GH, GM, HR, HU, ID, IL, IN, IS, JP, KE, KG, KP, KR, KZ, LC, LK, LR, LS, LT, LU, LV, MA, MD, MG, MK, MN, MW, MX, MZ, NI, NO, NZ, OM, PG, PH, PL, PT, RO, RU, SC, SD, SE, SG, SK, SL, SY, TJ, TM, TN, TR, TT, TZ, UA, UG, UZ, VC, VN, YU, ZA, ZM, ZW, ARIPO patent (BW, GH, GM, KE, LS, MW, MZ, SD, SL, SZ, TZ, UG, ZM, ZW), Eurasian patent (AM, AZ, BY, KG, KZ, MD, RU, TJ, TM), European patent (AT, BE, BG, CH, CY, CZ, DE, DK, EE, ES, FI, FR, GB, GR, HU, IE, IT,

[Continued on next page]

(54) Title: METHOD OF MANUFACTURE OF A TRENCH-GATE SEMICONDUCTOR DEVICE



(57) Abstract: A method of making a trench MOSFET includes forming a layer of porous silicon (26) at the bottom of a trench and then oxidizing the layer of porous silicon (26) to form a plug (30) at the bottom of the trench. This forms a thick oxide plug at the bottom of the trench thereby reducing capacitance between gate and drain.

O 2004/055883 A1 ||||||



LU, MC, NL, PT, RO, SE, SI, SK, TR), OAPI patent (BF, BJ, CF, CG, CI, CM, GA, GN, GQ, GW, ML, MR, NE, SN, TD, TG)

For two-letter codes and other abbreviations, refer to the "Guidance Notes on Codes and Abbreviations" appearing at the beginning of each regular issue of the PCT Gazette.

Published:

with international search report



DESCRIPTION

METHOD OF MANUFACTURE OF A TRENCH-GATE SEMICONDUCTOR DEVICE

5

15

20

25

30

The invention relates to the method of manufacture of a semiconductor device incorporating a trench, particularly a trench MOSFET (metal oxide semiconductor field effect transistor).

An example of a prior art trench semiconductor structure is illustrated in Figure 4. An n-type drain layer 4 is provided over an n+ substrate 2, and a p-

type body layer 6 is provided on the drain layer 4. A trench 8 extends through the body layer 6 as far as the drain layer 4, and includes a conductive gate 10

insulated from the body layer by a gate insulator 12. N+ source diffusions 14 are provided adjacent to the trench.

are provided adjacent to the trench.

In use, a voltage is applied to the gate electrode to control a channel 16 extending in the body layer 6 adjacent to the trench 8 between the source 14 and drain 4.

Further details of prior art trench structures are provided in US-A-6,331,467 to Brown et al, assigned to the US Philips Corporation which is incorporated herein by reference.

A problem with this structure is the capacitance between the gate and drain, since the gate at the bottom of the trench is very close to the drain. This capacitance can give rise to problems, and in particular to the Miller effect. The capacitance should therefore be minimised.

A known approach to reducing this capacitance is described in US-A-6,444,528 to Murphy, which suggests providing a thicker insulator at the bottom of the trench. US-A-6,444,528 describes forming a second trench at the bottom of the trench and growing selective oxide in the second trench to form this thicker insulator.

However, this approach is complex to manufacture and there is accordingly a need for a simpler approach to manufacturing such structures.


10

15

20

25

30



By forming porous silicon in the bottom of the trench and then oxidising it a thick region at the bottom of the trench can be readily formed. This in turn can greatly reduce the gate-drain capacitance and hence the Miller effect. The approach according to the invention is relatively straightforward to manufacture.

Preferably, the step of etching the bottom of the trench to form porous silicon includes dry-etching the bottom of the trench through the same mask used to define the trench. The porosity of the silicon can be controlled by changing the etch chemistry.

Alternatively, the step of etching can include wet-etching.

The side walls of the trench may be provided with a dielectric liner for preventing the side walls becoming porous. This may be particularly useful when a wet etch is used. The liner may be oxide, or alternatively may be nitride or any other suitable layer. After formation the dielectric liner may be opened at the bottom of the trench, i.e. etched away from the bottom of the trench leaving the porous silicon exposed, leaving the dielectric liner on the sidewalls.

A particular benefit of a nitride liner is that it prevents oxidation of the sidewalls. This prevents narrowing of the trench during the oxidation step and so reduces the required trench width.

10

15

20

The oxidation step forming the thick oxide at the bottom of the trench may also form oxide on the side walls. In one embodiment, this oxide on the side walls is used as the gate oxide.

In alternative embodiments, the side wall oxide may be etched away. It is relatively straightforward to etch away the thin oxide formed on the side walls in the thermal oxidation step leaving the bulk of the thick oxide at the bottom of the trench. Where a suitable liner is used, such as nitride, there may be no oxide formed on the sidewall. In this case, the liner may be etched away.

After removing the liner and/or side wall oxide, gate oxide may be formed by thermal oxidation in a conventional manner.

Following the step or steps of forming the oxide at the bottom of the trench and the gate oxide the trench may be filled with doped polysilicon to form a gate.

In another aspect, there is provided a trench MOSFET comprising: a drain region of first conductivity type; a body region over the drain region; a trench extending from a first major surface through the body region; source regions of the first conductivity type laterally adjacent to the trench at the first major surface; thermal gate oxide on the side walls of the trench; a gate electrode in the trench insulated from the body region by the gate oxide; characterised by a thick oxide plug formed of oxidised porous silicon at the base of the trench extending into the drain region.

As explained above, such a structure is relatively straightforward to manufacture and exhibits a reduced Miller effect.

For a better understanding of the invention, embodiments will now be described, purely by way of example with reference to the accompanying drawings in which:

Figures 1a to 1e show steps in a method of manufacturing a semiconductor device according to a first embodiment the invention;

Figure 2 shows an alternative step in a method of manufacturing a semiconductor device according to a second embodiment of the invention;

25

30

Figures 3a and 3b shows an alternative step in a method of manufacturing a semiconductor device according to a third embodiment of the invention; and

Figure 4 shows a prior art method of manufacturing a semiconductor device.

Like components are given the same reference numerals in the different figures. The drawings are not to scale. In this specification where terms such as "over" and "downwards" are used, these are intended to be relative to the device.

10

15

20

25

30

5

Referring to Figure 1a, an n-type epilayer 4 is grown on an n+ type semiconductor substrate 2. A low doped p-body layer 6 is then formed on the epilayer 4, for example by ion implantation. Alternatively, the ion implantation step to form layer 6 may be carried out after the formation of the trench, or the layer 6 may also be grown epitaxially. This structure will be known as the "silicon device body" 1 in the following - the term is not intended to refer to just the body layer 6. The silicon device body has opposed first 22 and second 23 major surfaces.

Hard mask 20 is then formed by depositing oxide layer 20 on the first major surface 22 of the silicon device and patterning the oxide layer 20 to have an opening 24. Trench 8 is then etched through the opening into the n-layer 4. This trench etch may be carried out by any known process. The trench has sidewalls 28 and a base 29.

The next step is to form a plug of porous silicon 26 at the bottom of the trench 8. The porous silicon is formed from the silicon at the bottom of the trench by etching using a dry etch in a manner known to those skilled in the art. The porosity of the porous silicon can be controlled by changing the etch chemistry. Figure 1b shows the trench with the porous silicon plug 26.

In an alternative etch process, a wet etch may be used. This is particularly suitable for p-type devices.

As illustrated in Figure 1c, conventional thermal oxidation is then carried out to oxidize the porous silicon 26 to form an oxide plug 30 at the base of the

10

15

20

25

30

trench. At the same time, oxide 32 is formed on the side wall 28 of the trench. Porous silicon can be fully oxidized without forming an excessive thickness of oxide 32 on the side walls 28. Thus, the oxide plug 30 at the bottom of the trench is much thicker than the oxide 32 on the side walls.

Optionally, the oxide 32 may be removed by a brief etch process and a second thermal oxidation step carried out to form gate oxide 12 on the side walls 28 of the trench in place of oxide layer 32. This will be necessary if oxide layer 32 does not have the required thickness to act as a gate oxide, and allows the process parameters for forming the oxide plug 30 to be optimised for oxidising porous silicon and the process parameters for forming the gate oxide layer 12 to be separately optimised for forming gate oxide. Otherwise, oxide 32 forms gate oxide 12.

In alternative embodiments with a dielectric liner, especially with a nitride dielectric liner, the liner may prevent oxidation of the sidewalls so the oxide 32 will be absent. In this case, the dielectric liner may be etched away and then gate oxide 12 formed on the sidewalls in the conventional manner.

The next step is to fill the trench with polysilicon 34 acting as a gate, giving rise to the structure shown in Figure 1d.

The remainder of the processing can be carried out in a conventional manner, as is well known to the man skilled in the art, to result in a device schematically illustrated in Figure 1e. A source diffusion 14 is implanted at the first major surface at the lateral edges of the trench.

Source 36, gate 38 and drain 40 contacts are formed. They are schematically illustrated in Figure 1e, the drain contact 40 being in this example a back contact on the second major surface 23. The source contact 36 contacts the n+ source diffusion 14.

The semiconductor is then packaged and contacted to form the finished semiconductor device as is known.

This process provides a ready means of manufacturing a trench MOSFET with a thick oxide plug at the bottom of the trench to reduce capacitance between the gate 10 and the drain 2.

15

20

25

30

6

A second embodiment of a method of manufacture is illustrated with reference to Figure 2. In this alternative, a dielectric liner 50 is formed on the sidewalls 28 and base 29 of the trench after the trench is formed. In the embodiment described, the dielectric liner 50 is deposited nitride, but alternatively the dielectric liner may be any suitable dielectric layer, such as oxide or nitride, and may be formed, for example, by oxidation or deposition.

Next, the liner 50 is opened at the base of the trench to expose the silicon at the base 29 of the trench leaving the liner on the sidewalls, as illustrated in Figure 2.

Following this, porous silicon is formed at the base of the trench and oxidised as described above with respect to the first embodiment. The nitride liner 50 prevents oxidation of the sidewalls 28. The dielectric liner 50 is etched away, thermal gate oxide 12 is formed on the walls, and a conductive gate material 34 deposited in the trench to result in an arrangement corresponding to that shown in Figure 1d with a small amount of nitride liner 50 around the oxide plug 30. Processing then continues as set out with respect to the first embodiment.

In a still further embodiment, described with reference to Figure 3, the porous silicon is formed, not by etching the body silicon at the base of the trench, but by etching deposited silicon. Thus, after the step of forming the trench as illustrated in Figure 1, polysilicon 52 is deposited over the hard mask 20 and in the trench 8, as illustrated in Figure 3a. Next, the polysilicon is etched back to leave a polysilicon plug 54 at the base of the trench as illustrated in Figure 3b. Processing then continues as before by forming porous silicon 26 from the polysilicon plug resulting in the structure shown in Figure 1b.

Further details of the processes used may be taken from the aforementioned US-A-6,331,467. Other process options will be known to those skilled in the art, and these too may be adopted.

From reading the present disclosure, other variations and modifications will be apparent to persons skilled in the art. Such variations and modifications may involve equivalent and other features which are already known in the

10

15

20

design, manufacture and use of trench semiconductor devices and which may be used in addition to or instead of features described herein. Although claims have been formulated in this application to particular combinations of features, it should be understood that the scope of disclosure also includes any novel feature or any novel combination of features disclosed herein either explicitly or implicitly or any generalisation thereof, whether or not it mitigates any or all of the same technical problems as does the present invention. The applicants hereby give notice that new claims may be formulated to any such features and/or combinations of such features during the prosecution of the present application or of any further applications derived therefrom.

For example, in the embodiment described the source diffusion 14 is formed after the trench 8. However, as the skilled person will realise, it is also possible to form the source diffusion 14 and then etch the trench through the source diffusion. Other variations in trench etch manufacturing may also be used.

The skilled person will realize that the invention may be used in a variety of different semiconductors structures. For example, although the epilayer 4 has been described as an n-epilayer, the body layer 6 as a p-type layer, and the source diffusion 14 as an n-doped region, any or all of these layers may be either p-or n type. A drift region, i.e. a low doped part of the drain epilayer 4 may be used, as is known. Other layers, diffusions and contacts may be included if required. The device may be p- or n- type.

PCT/IB2003/006025



CLAIMS

5

10

15

20

25

1. A method of manufacturing a trench gate semiconductor device comprising the steps of:

8

providing a silicon device body (1) having a first major surface (22), the silicon device body having a drain region (2, 4) of a first conductivity type and a body region (6) over the drain region;


forming a trench (8) extending downwards into the silicon device body from the first major surface (22), the trench having sidewalls (28) and a base (29);

etching the silicon at the base of the trench to form porous silicon (26) at the base of the trench; and

thermally oxidising the device to oxidise the porous silicon at the bottom of the trench to form a plug (30) at the base of the trench; and

depositing conductive material within the trench (8) to form a gate (34).

- 2. A method according to claim 1 further comprising, after the step of etching the trench, the step of lining the side walls (28) of the trench with dielectric liner (50) for preventing the side walls becoming porous during the step of forming porous silicon at the bottom of the trench.
- 3. A method according to claim 1 wherein the step of oxidising the device forms sidewall oxide (32) on the sidewalls (28) of the trench, the method further comprising the steps of etching away the oxide formed on the side wall oxide and of forming the gate oxide by thermal oxidation on the side wall before the step of depositing conductive material within the trench to form a gate.
- 4. A method according to any preceding claim wherein the step of forming the trench includes providing a mask (22) on the first major surface defining an opening (24) and etching the trench (8) extending downwards from the first major surface through the opening.



- 5. A method according to claim 4 wherein the mask (22) is an oxide hard mask.
- 6. A method according to claim 4 or 5 wherein the step of etching the silicon at the bottom of the trench to form porous silicon includes dryetching the bottom of the trench through the same mask (22) used to define the trench.
- 7. A method according to any preceding claim further comprising depositing a silicon plug in the trench wherein the step of etching the silicon at the bottom of the trench includes etching the silicon plug.
- 8. A method according to any preceding claim further comprising forming a source implant (14) of first conductivity type at the first major surface adjacent to the trench and forming source (36), gate (38) and drain (40) electrodes attached to the source implant (14), the gate (34) and the drain region at the bottom of the trench respectively to complete the trench gate semiconductor device.

25

30

- 9. A trench MOSFET comprising:
- a drain region (2, 4) of first conductivity type;
- a body region (6) over the drain region;
- a trench (8) extending from a first major surface (22) through the body region (6);

source regions (14) of the first conductivity type laterally adjacent to the trench (8) at the first major surface (22);


thermal gate oxide (12) on the side walls of the trench;


a gate electrode (34) in the trench insulated from the body region by the gate oxide;


characterised by a thick oxide plug (30) formed of oxidised porous silicon at the base (29) of the trench (8) extending into the drain region (2, 4).

10. A trench MOSFET according to claim 9 wherein the body region(6) is of second conductivity type opposite to the first conductivity type.






































INTERNATIONAL SEARCH REPORT

Internatio pplication No PCT/IB 03/06025

A CLASS	SIEICATION OF SUBJECT MA		PCT/IB 03/06025		
ÎPC 7	SIFICATION OF SUBJECT MATTER H01L21/336 H01L29/78 H01L	.29/423			
According	to International Patent Classification (IPC) or to both national c	lassification and IPC			
	SEARCHED				
110 /					
	ation searched other than minimum documentation to the exten				
EPO-In	data base consulted during the International search (name of caternal, PAJ	data base and, where practical, s	search terms used)		
C. DOCUM	IENTS CONSIDERED TO BE RELEVANT				
Category •	Citation of document, with indication, where appropriate, of	the relevant nessages	Palment As all 1		
		roovani passagas	Relevant to claim No.		
X	EP 0 205 639 A (EATON CORP) 30 December 1986 (1986-12-30) page 15, line 11 -page 16, line figures 1-6	1,3-6, 8-10			
Υ			7		
Y	WO 00 72372 A (GRABOWSKI WAYNE RICHARD K (US)) 30 November 2000 (2000-11-30) page 22, line 6 - line 28; fig	7			
A		Jures 18A-F	3,5		
A	US 4 612 465 A (SCHUTTEN HERMA 16 September 1986 (1986-09-16) column 10, line 8 -column 12, figures 14-21	1-10			
					
	er documents are listed in the continuation of box C.	X Patent family mer	mbers are listed in annex.		
A' documer consider E' earlier de filing da L' documen which is citation	nt which may throw doubts on priority claim(s) or s ched to establish the publication date of another or other special reason (as specifier)	cited to understand the invention "X" document of particular cannot be considered involve an inventive serior of comment of particular cannot of particular y document of particular y	ned after the international filing date of in conflict with the application but ne principle or theory underlying the relevance; the claimed invention I novel or cannot be considered to top when the document is taken alone relevance; the claimed invention		
O" documer other m P" documer later tha	nt referring to an oral disclosure, use, exhibition or leans of the international filing date but an the priority date claimed	document is combined ments, such combined in the art.	document is combined to involve an inventive step when the document is combined with one or more other such documents, such combination being obvious to a person skilled		
	ctual completion of the International search		of mailing of the international search report		
	April 2004 Alling address of the ISA	16/04/200	4		
ming diru ili	European Patent Office, P.B. 5818 Patentiaan 2 NL - 2280 HV Rijswijk Tel. (+31-70) 340-2040, Tx. 31 651 epo ni, Fax: (+31-70) 340-3016	Authorized officer Lantier,	R		
n PCT/ISA/21	0 (second sheet) (January 2004)	L			





INTERNATIONAL SEARCH REPORT

Internati	Application No
PCT/IB	03/06025

Patent document cited in search report		Publication date		Patent family member(s)	Publication date
EP 0205639	A	30-12-1986	EP US	0205639 A1 4541001 A	30-12-1986 10-09-1985
WO 0072372	A	30-11-2000	US AU CN EP JP TW WO US	6291298 B1 5044600 A 1360735 T 1186019 A1 2003509836 T 457629 B 0072372 A1 2001026961 A1	18-09-2001 12-12-2000 24-07-2002 13-03-2002 11-03-2003 01-10-2001 30-11-2000 04-10-2001
US 4612465	A	16-09-1986	US CA EP JP	4546367 A 1194242 A1 0097442 A2 59005673 A	08-10-1985 24-09-1985 04-01-1984 12-01-1984

Form PCT/ISA/210 (patent family ennex) (January 2004)